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ABSTRACT
A STUDY OF THE SENSITIVITY OF ENERGY CONVERSION EFFICIENCY TO LOAD
VARIATION IN CLASS-E RESONANT POWER INVERTER
Richard Samuel Jennings
Old Dominion University, 2017
Director: Dr. Yucheng Zhang
In this thesis the sensitivity of energy conversion efficiency (ECE) and output power of a
class-E resonant inverter under variable resistive and inductive load assignments is examined for
wireless power transfer (WPT) applications. By performing simulation and mathematical analysis,
it was found that the on-resistance of the switching device has minor effect on the design’s
efficiency. Additional comparisons between the simulation and mathematical analysis show
reasonable output power and ECE load variation performance for the design, but with unique load
impedances where zero voltage switching (ZVS) and zero derivative switching (ZDS) are
achieved. These comparisons also expose inaccurate mathematical assumptions. Experimental
test results are presented to validate simulation and mathematical assumptions. These tests also
show invalid assumptions used in the simulation and mathematical analysis and the performance
of the class-E resonant power inverter suffer due to the difference in resonant frequencies during
switch on and off state periods, nonlinear shunt capacitance, and parasitic impedances.
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NOMENCLATURE
C

Capacitance of resonant tank

C1

Shunt capacitance

D

Duty cycle of Q1

D1

Equals (1-D) used for simplifying mathematic notation

ECE

Energy conversion efficiency

EV

Electric vehicle

fr,A

Resonant frequency defined in circuit loop A (Figure 2) during on and off states of
Q1

fr,B

Resonant frequency defined in circuit loop B (Figure 3) during on and off states of
Q1

fr,Con

Resonant frequency defined in circuit loop C (Figure 4) during on-state of Q1

fr,Coff

Resonant frequency defined in circuit loop C (Figure 4) during off-state of Q1

fSW

Switching frequency of Q1

GaN

Gallium-nitride

IDD

Supply current amplitude

IGBT

Insulated bipolar transistor

IO

Amplitude of output current

IO,RMS

RMS of output current

iO

Load current waveform

iS

Current through C1 during the off-state of Q1 and through Q1 during the on-state
of Q1

KCL

Kirchhoff’s current law

v

KVL

Kirchhoff’s voltage law

LF

Choke Inductor

L1

Load inductance

L

Inductance of resonant tank

MOSFET

Metal oxide semiconductor field-effect transistor

PCB

Printed circuit board

PF

Power factor

PO

Active power on load

PWM

Pulse width modulation

QL

Quality factor of resonant tank

Q1

Switching MOSFET

R

Load resistance

RDS(on)

On-resistance of Q1

RMS

Root mean square

Si

Silicon

SiC

Silicon-carbide

VDD

Voltage of DC supply

VDS

Drain-source voltage of MOSFET

VS

Voltage across switch Q1

VO

Output voltage amplitude

VO,RMS

Output voltage RMS

X

Reactance of resonant tank

WPT

Wireless power transfer

vi

Z

Load impedance

ZDS

Zero-derivative switching of Q1 at turn-on

ZOPT

Optimum load impedance when both ZVS and ZDS are realized on Q1

ZVS

Zero-voltage switching of Q1 at turn-on

Φ

Phase difference between load voltage and load current

ω

Angular switching frequency (rad/sec)

vii

TABLE OF CONTENTS
Page
LIST OF TABLES ......................................................................................................................... ix
LIST OF FIGURES ........................................................................................................................ x
Chapter
1. INTRODUCTION ...................................................................................................................... 1
1.1 APPLICATION DETAILS ............................................................................................... 1
1.2 THESIS OBJECTIVES ..................................................................................................... 6
2. DESCRIPTION OF THE CLASS-E RESONANT INVERTER TOPOLOGY ......................... 7
2.1

SCHEMATIC AND DEFINITION OF CIRCUIT LOOPS ......................................... 7

2.2

RESONANT FREQUENCIES ..................................................................................... 8

2.3

LOAD DEFINITION ................................................................................................... 9

2.4

CHOKE INDUCTOR, LF ........................................................................................... 11

2.5

LC RESONANT TANK CIRCUIT ............................................................................ 13

2.6

SHUNT CAPACITANCE, C1 .................................................................................... 14

2.7

SWITCH DUTY CYCLE, D ...................................................................................... 14

3. DESIGN OF A CLASS-E RESONANT INVERTER ............................................................. 15
3.1

BASIC REQUIREMENTS......................................................................................... 15

3.2

BRUTE FORCE MATHEMATICAL DESIGN PROCEDURES ............................. 15

3.3

ASSUMPTIONS USED TO SIMPLIFY DESIGN PROCEDURE ........................... 16

3.4

DESIGN PROCEDURE ............................................................................................. 17

3.5

SIMULATION RESULTS OF DESIGN BASED ON KAZIMIERCZUK’S
DESIGN EQUATIONS .............................................................................................. 20

3.6

TUNING OF DESIGN BASED ON KAZIMIERCZUK’S EQUATIONS ............... 22

4. STEADY STATE LOAD ANALYSIS USING SIMULATION ............................................. 24
4.1

ASSUMPTIONS ........................................................................................................ 24

4.2

METHODOLOGY ..................................................................................................... 24

4.3

RESULTS ................................................................................................................... 26

4.4

ANALYSIS ................................................................................................................ 28

viii

Chapter

Page

5. STEADY STATE LOAD ANALYSIS USING MATHEMATICS ......................................... 30
5.1

ASSUMPTIONS ........................................................................................................ 30

5.2

EQUATIONS ............................................................................................................. 30

5.3

METHODOLOGY ..................................................................................................... 32

5.4

RESULTS ................................................................................................................... 33

5.5

ANALYSIS ................................................................................................................ 35

6. LOAD ANALYSIS USING EXPERIMENTATION ............................................................... 37
6.1

METHODOLOGY ..................................................................................................... 37

6.2

ASSUMPTIONS ........................................................................................................ 38

6.3

RESULTS ................................................................................................................... 39

6.4

ANALYSIS ................................................................................................................ 44

7. CONCLUSIONS AND FUTURE WORK ............................................................................... 46
REFERENCES ............................................................................................................................. 48
APPENDIXES .............................................................................................................................. 53
A. EXPERIMENT HARDWARE SETUP ............................................................................ 53
VITA ............................................................................................................................................. 57

ix

LIST OF TABLES
Table

Page

1. Summary of design values defined and assumed ..................................................................... 16
2. Summary of components calculated using information provided in Table 1 and
Equations (3.4.2), (3.4.3), (3.4.4) and (3.4.8) ........................................................................ 19
3. Semiconductor devices selected as Q1 for analysis .................................................................. 20
4. Design values after tuning based on simulation analysis.......................................................... 22
5. Component values used in each simulation .............................................................................. 25
6. Semiconductor devices selected as Q1 for analysis .................................................................. 25
7. ZOPT for various switch types and load power factors determined by simulation .................... 26
8. Component values used in each mathematical simulation ....................................................... 33
9. Component parameters used for each experiment .................................................................... 39
10. Bill of material for test bed ..................................................................................................... 53
11. Signal list for schematic in Figure 28 ..................................................................................... 55

x

LIST OF FIGURES
Figure

Page

1. Schematic of the class-E resonant inverter ................................................................................. 7
2. Circuit loop A defined ................................................................................................................ 7
3. Circuit loop B defined ................................................................................................................. 8
4. Circuit loop C defined ................................................................................................................. 8
5. Three regions of load operation for the class-E topology using MOSFET as switching device
................................................................................................................................................ 11
6. IDD comparison of design with low LF inductance and high LF inductance............................... 12
7. PO and VS comparison of design with low LF inductance and high LF inductance .................. 13
8. Validation using Equation (3.4.11) that components selected using mathematical analysis
satisfy ZVS and ZDS conditions ............................................................................................ 19
9. Simulation of design using components values in Tables 1 and 2 and RDS(on)=280 mΩ .......... 21
10. Using components designed listed in Table 4, PO = 154.56 W ............................................... 23
11. ZVS and ZDS plots for 1.0 and 0.8 power factors loads respective to top and bottom charts 26
12. Simulation results for 1.0 power factor load ........................................................................... 27
13. Simulation results for 0.8 power factor load ........................................................................... 27
14. Comparison of math results to simulation results for 1.0 power factor load .......................... 34
15. Comparison of math results to simulation results for 0.8 power factor load .......................... 34
16. Test-bed of a 150 W class-E resonant inverter prototype ....................................................... 38
17. VDS(t) and VO(t) Waveforms from Experiment #1 ................................................................. 39
18. VDS(t) and VO(t) Waveforms from Experiment #2 ................................................................. 40
19. VDS(t) and VO(t) waveforms from Experiment #3 .................................................................. 40
20. VDS(t) and VO(t) waveforms from Experiment #4 .................................................................. 41
21. VDS(t) and VO(t) waveforms from Experiment #5 .................................................................. 41
22. VDS(t) and VO(t) waveforms from Experiment #6 .................................................................. 42
23. VDS(t) and VO(t) waveforms from Experiment #7 .................................................................. 42

xi

Figure

Page

24. VDS(t) and VO(t) waveforms from Experiment #8 .................................................................. 43
25. VDS(t) and VO(t) waveforms from Experiment #9 .................................................................. 43
26. VDS(t) and VO(t) waveforms from Experiment #10 ................................................................ 44
27. Conversion efficiency of class-E prototype with load resistances 100 Ω, 150 Ω, 200 Ω, and
400 Ω for Experiments #3, #4, #5, and #7, respectively ........................................................ 44
28. Eagle CAD PCB schematic .................................................................................................... 55
29. Eagle CAD two layer PCB board file ..................................................................................... 56

1

CHAPTER 1
INTRODUCTION
1.1 APPLICATION DETAILS
Electric vehicles are increasing in popularity due to their affordability and renewable
energy efforts. Infrastructure is required for charging the batteries of these vehicles. Traditionally
electric vehicle (EV) battery charging has been accomplished by establishing an electrical cable
connection between the charger infrastructure and vehicle. User inconvenience and the required
maintenance associated with EV charging raise concerns with this approach due to the frequency
of when these vehicles need charged. This has sparked interest in the use of wireless power transfer
(WPT) technologies to allow battery charging during vehicle movement or parking without cable
connections between charging infrastructure and vehicle.
Traditional EV charging systems will always be more efficient than WPT systems
because of air conductivity properties. In order for the interest of WPT systems to be realized in
the consumer market, the benefits of WPT must outweigh the disadvantage of the added
inefficiency and the efficiency of market available WPT systems must increase. Notable state of
the art WPT systems, outlined below, show promise of this aspect but opportunity for
improvement is available. The transmitter topologies used in these systems are noted when
known to provide consideration on the design trade-offs between transmission frequency and
power switching losses of the transmitter circuit.


A 12 kW, 22 kHz, 95.136 percent DC-to-DC efficient WPT system was integrated into a
Toyota RAV4 by researchers from the Oak Ridge National Laboratory. A full-bridge
inverter was used to create the transmission signal using SiC DMOS power devices. The
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transmission efficiency of this system was 98.599 percent [1].


A 3.3 kW, 19.5 kHz, 87 percent DC-to-DC efficient WPT system, called the PLUGLESSTM
Level 2 EV Charging System, was manufactured by Evatran Group Incorporated for
charging the Chevrolet Volt and the Nissan LEAF.



A 50 kW, 85 kHz, 95.8 percent DC-to-DC efficient WPT system was established by
researchers Roman Bosshard and Johann Kolar. A full-bridge inverter was used to create
the transmission signal using 1.2 kV SiC MOSFET power devices. The transmission
efficiency of this system was 98 percent [2].



A simulated 5 W, 5 MHz, 30 cm coil distance, 65.9 percent DC-to-DC efficient WPT
system was established and documented in simulation results in. A class-E resonant
inverter was used to create the transmission signal using power MOSFETs [3].



A 295 W, 134 kHz, 75.7 percent DC-to-DC efficient WPT system. A class-E resonant
inverter was used to create the transmission signal using HEXFET power MOSFETs [4].
In addition to air coupling power losses, WPT power system losses are comprised of

passive materials of the transmitter and receiver coils and the associated power electronics for
sending and receiving power in a useful manner. Increasing the transmission frequency is the
most viable method to decrease total system power losses by increasing the concentration of
magnetic flux lines between the transceiver and receiver. However, there is a limit to which
increased design switching frequency causes other prohibitive parasitic effects and associated
power losses in the power electronics and core materials [2]. This is shown in the mentioned
state of art work with 85 kHz as the limit which was achieved using a full-bridge inverter.
Researchers who published [3] and [4] selected the class-E resonant inverter topology for
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transmitter research above 85 kHz because of its capability to operate with zero voltage and zero
derivative switching to achieve higher efficiency than full-bridge inverter and other available
topologies. The associated results of their research showed that the parasitic effects at higher
frequency cause poorer WPT system efficiency compared to work in [2] and the need for
additional research. The focus of this research begins with identifying or confirming the class-E
resonant inverter as the most effective circuit topology that may be used in WPT high frequency
transmitter applications.
Resonant inverters are the best suited for high frequency transmitter WPT applications
because they offer relatively high efficiency and power density by operating at high frequency
with zero voltage switching (ZVS) and zero derivative switching (ZDS) when compared to
traditional inverters. ZVS and ZDS conditions can drastically reduce power switching losses by
only changing a switch state when the voltage drop equals zero (ZVS) and with no rate of change
(ZDS). A major constraint resonant inverters have is maintaining their ZVS and ZDS performance
during load variation. Modern WPT systems must perform well during these conditions for
varying the EV charge rate in an electric grid demand response event. Even slight load variation
of these topologies from their optimum designed load impedances will degrade several key factors
in system performance, such as the output active power and the energy conversion efficiency
(ECE).
One method to reduce the negative effects of load variation is to utilize resonant circuit
topologies with fewer switching devices, such as the class-E resonant inverter and its derivative
topologies, for transmitter applications. The class-E resonant inverter offers up to 2.847 times
more the output power capability of the popular class-D resonant inverter when using the same
supply voltage but with up to 3.562 times higher breakdown voltage [4]. Also, the class-E
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topology has one less switch than the class-D topology which is ideal to avoid poor load variation
performance. The class-E topology has been known for decades and been limited from use because
of the lack of feasible semiconductors to handle higher imposed voltage stress caused by fewer
switching devices. However, the performance of semiconductors has greatly improved over the
recent decades opening new possibilities. In addition, ongoing research and development in
gallium nitride (GaN) and silicon carbide (SiC) materials offers promise to further improve power
semiconductor temperature, efficiency and voltage breakdown performance [5], [6].
The class-E resonant inverter was first invented by Alan D. Sokal in 1975 for a highefficiency, single switch RF power amplifier [7]. It achieves high-efficiency (e.g., 96 percent) by
using a single switching device capable of high voltage stress and soft switching [8]. In addition
to RF power amplifier applications, this topology is used in applications such as high-frequency
electronic lamp ballasts [9], [10], cellular telecommunications [11], plasma heating [12], DC-DC
converter [13], high-power-factor [14], microwave power [15], induction heating [16], implant
electronic instruments [16] and WPT [4], [17]. In 1989, Marian K. Kazimierczuk and Jacek J.
Jozwik studied the relationship between the relative bandwidth and load resistance for a class-E
resonant inverter. The outcome of this work was the introduction of the class-E2 topology which
included a class-E rectifier on the load side of the class-E topology [18]. The class-E2 topology
has recently been applied to wireless power transfer applications using SiC and GaN switching
devices [19]. The class-Φ and class- Φ2 topologies were also derived from the class-E topology
and involve a single power switch. They were developed to maintain low voltage stress on
components, provide small passive energy storage and to improve system efficiency, reliability
and power density. Applications for the class-Φ and class-Φ2 topologies include electric vehicles,
energy harvesting, and modern telecommunication power systems [20], [21], [22].
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Similar to other resonant power inverters and converters, the output power and ECE of the
class-E resonant inverter and its derivative topologies are still strongly affected by load
assignment. Previous research on these topologies have provided equations for calculating the
output active power and the ECE within and outside of nominal conditions [16], [23], [24], [25]
and performed design and analysis for an optimum load assignment achieving soft switching [15],
[26], [27], [28]. However, the previous known research only shows the power and ECE sensitivity
of a specific design to variable load assignments operating with less than five watts [25].
Understanding these sensitivities at higher output power designs is important to understand the
flaws of existing analytical design procedures, to better understand parasitic and nonlinear effects
caused by high frequency switching operation, and to aid in producing better circuit designs and
optimal control in the class-E topologies.
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1.2 THESIS OBJECTIVES
Class-E resonant inverters used in WPT transmitter applications have proven to contribute
to a less efficient overall system than WPT applications employing full bridge inverters. However,
the class-E resonant inverter shows promise of replacing the full bridge inverter in WPT
applications to improve overall system efficiency.

The aim of this research is to provide

contributions to a realizable, compact and efficient class-E resonant inverter that could be used in
WPT transmitter applications. This will be accomplished by describing the class-E resonant
inverter in Chapter 2, introducing a class-E resonant inverter design in Chapter 3, and
simulationally, mathematically, and experimentally analyzing its ECE and output power
sensitivity to load variation in Chapters 4, 5 and 6, respectively. The design specifications include
208 VDC input voltage, 1 MHz switching frequency, and 150 W power output. Notably, the
switching frequency of 1 MHz is chosen to push the limits of existing work that has been
performed in this area. Chapter 7 will provide the conclusion of this work and recommendations
for future work.
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CHAPTER 2
DESCRIPTION OF THE CLASS-E RESONANT INVERTER TOPOLOGY
2.1 SCHEMATIC AND DEFINITION OF CIRCUIT LOOPS
The schematic of the class-E resonant inverter topology is shown in Figure 1. Figures 2,
3, and 4 define names for the three main circuit loops of the topology used for analysis.

Figure 1 Schematic of the class-E resonant inverter

Figure 2 Circuit loop A defined
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Figure 3 Circuit loop B defined

Figure 4 Circuit loop C defined

2.2RESONANT FREQUENCIES
Four different resonant frequencies exist within the circuit and the way they are designed
has a significant impact on the circuit performance. During the on and off states of Q1 a resonant
frequency is generated from circuit elements LF, L, C and L1 within circuit loop A as defined in
Equation (2.2.1).
𝑓𝑟,A =

1
2𝜋√(𝐿𝐹 + 𝐿 + 𝐿1 )𝐶1

(2.2.1)

During only the on-state of Q1 a resonant frequency is generated from circuit elements L and C
within circuit loop C as defined in Equation (2.2.2).

9

𝑓𝑟,𝐶on =

1
2𝜋√LC

(2.2.2)

During only the off-state of Q1 circuit elements LF and C1 within circuit loop B generate a resonant
frequency as defined in Equation (2.2.3) and circuit elements C1, L, C and L1 within circuit loop C
generate a resonant frequency as defined in Equation (2.2.4).
𝑓𝑟,B =

𝑓𝑟,𝐶off

1
2𝜋√𝐿𝐹 𝐶1

𝐶1
1 √ 1+ 𝐶
=
2𝜋 (𝐿 + 𝐿1 )𝐶1

(2.2.3)

(2.2.4)

2.3 LOAD DEFINITION
The load is defined as, Z, in Equation (2.3.1). Load resistance, R, and inductance, L1, may
be calculated according to Equations (2.3.2) and (2.3.4), respectively. An optimum load, ZOPT,
exists where ZVS and ZDS requirements are satisfied.
𝑍 = 𝑅 + 𝑗𝜔𝐿1

(2.3.1)

𝑅 = 𝑍 × 𝑃𝐹

(2.3.2)

𝑋𝐿 = √(

𝑅 2
) − 𝑅2
𝑃𝐹

(2.3.3)
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𝐿1 =

2𝜋𝑓
𝑋𝐿

(2.3.4)

Three regions of load operation are defined: 1.) Z < ZOPT 2.) Z = ZOPT and 3.) Z > ZOPT. In Region
1, reduction of impedance causes decreased damping of VS beneath zero volts before Q1 turns on.
In practice when a MOSFET is utilized, the intrinsic reverse body diode of the switching device is
activated effectively reducing the switch voltage to zero instead of a negative value. While ZVS
may seem in effect in Region 1 due to reverse body diode voltage, it is impossible to achieve ZDS
at turn-on transient, resulting in increased power switching losses. In Region 2, ZOPT triggers the
exact damping of VS required at 𝑓𝑟,𝐶𝑜𝑓𝑓 to achieve ZVS and ZDS simultaneously. In Region 3, an
increased impedance causes over-damping of VS and thus, during the turn-on process of Q1, neither
ZVS nor ZDS can be realized. A visual concept of the three defined impedance regions is shown
in Figure 5 below.
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Figure 5 Three regions of load operation for the class-E topology using MOSFET as switching
device

2.4 CHOKE INDUCTOR, LF
The primary purpose of the choke inductor, LF, is to limit oscillation of IDD to protect the
frontier DC voltage source and improve power quality. Figure 6 shows the effect of LF on IDD when
all other circuit elements than LF remain constant. Often in practice these positive and negative
amplitudes are required to be within five percent of each other. As described in Equation (2.4.1),
the increase of switching frequency, fSW, in Q1 would reduce the inductance of LF, which is required
to achieve the same impedance 𝑋𝐿𝐹 to meet the design criteria of five percent current oscillation.
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Increased choke inductance causes decreased VS and PO capability. Figure 7 shows the
effect of LF on PO and VS when all other circuit elements than LF remain constant. LF should
therefore be designed to limit IDD oscillation while limiting the maximum amplitude of VS to
capability of the selected switching device and allowing the required power output.
𝑋𝐿𝐹 = 2𝜋𝑓𝑆𝑊 𝐿𝐹

Figure 6 IDD comparison of design with low LF inductance and high LF inductance

(2.4.1)
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Figure 7 PO and VS comparison of design with low LF inductance and high LF inductance

2.5 LC RESONANT TANK CIRCUIT
The purpose of inductor, L, and capacitor, C, is to establish fr,Con and fr,Coff near the
switching frequency, fSW. This under-damped circuit establishes IO and portrays a sinusoidal
switch voltage which allows C1 to controllably charge and discharge during the off state of Q1 so
that ZVS and ZDS may be achieved. The description of how under-damped the oscillation may
be described by the load quality factor, or QL, according to Equation (2.5.1). A higher QL allows
a lower rate of energy loss but is less effective for a wide range of frequencies. This allows
oscillations to occur longer with less dampening. However, a higher QL causes more stress on
circuit components.
𝑄𝐿 =

2𝜋𝑓𝑆𝑊 (𝐿 + 𝐿1 )
𝑅

(2.5.1)
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2.6 SHUNT CAPACITANCE, C1
The shunt capacitance, C1, enables designed control of VS to realize ZVS and ZDS during
the switch transition from off-state to on-state. It also establishes fr,Coff during the off-state of the
switch such that fSW is between fr,Con and fr,Coff. The difference between fr,Con and fr,Coff contributes
to impurity of the IO. To reduce this impurity, C1 should be minimized so that fr,Con and fr,Coff can
be as closely related as possible to fSW.

2.7 SWITCH DUTY CYCLE, D
The switch duty cycle contributes to the class-E circuit’s output power, efficiency, and
voltage stress on Q1. Larger duty ratios offer the highest efficiency but with reduced circuit power
output capability and increased voltage stress on Q1. Smaller duty ratios offer less circuit efficiency
but with less voltage stress on Q1. Duty cycles within the 0.35 to 0.65 range offer the optimum
operating point considering maximum power output capability, voltage stress on Q1, efficiency.
The highest power output capability is when D = 0.5 [27], [29], [30]. Circuit components may be
tuned to allow ZVS and ZDS operation based on the duty cycle chosen.
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CHAPTER 3
DESIGN OF A CLASS-E RESONANT INVERTER
3.1 BASIC REQUIREMENTS
A voltage supply, VDD, of 208 V was chosen based on its acceptance in modern data
center and electric vehicle charging applications. The switching frequency was chosen as 1 MHz
in aim to achieve higher power density and provide a more efficient transmitter frequency than
modern WPT systems. Target output power was defined at 150 W with the goal to realize an
experimental test bed and provide a reference point for future work to achieve higher power
output using the 208 V supply voltage.

3.2 BRUTE FORCE MATHEMATICAL DESIGN PROCEDURES
The class-E circuit topology can be described by a group of the second order differential
equations shown in Equations (3.2.1), (3.2.2), (3.2.3), and (3.2.4). These equations are derived
using KCL and KVL for the nodes and loops within the circuit. Solving these equations to
determine component values requires brute force analytical techniques using the class-E optimum
conditions as no such explicit solution has yet been known to be discovered.
During the on-state of Q1,
𝑉𝐷𝐷 − 𝐼𝐷𝐷𝑜𝑛 (𝑡)𝑅𝐷𝑆(𝑜𝑛) + 𝐼𝑂 𝑅𝐷𝑆(𝑜𝑛) cos(𝜔𝑡 + 𝜙) = 𝐿𝐹
𝐶1

𝑑 2 𝐼𝐷𝐷𝑜𝑛 (𝑡)
𝑑𝑡 2

𝑑2 𝑉𝑆𝑜𝑛 (𝑡)
1 𝑑𝑉𝑆𝑜𝑛 (𝑡) 𝑉𝐷𝐷 − 𝑉𝑆𝑜𝑛 (𝑡)
+
−
− 𝜔𝐼𝑂 cos(𝜔𝑡 + 𝜙) = 0
2
𝑑𝑡
𝑅𝐷𝑆(𝑜𝑛) 𝑑𝑡
𝐿𝐹

(3.2.1)

(3.2.2)

During the off-state of Q1:
𝐿𝐹 𝐶1

𝑑2 𝐼𝐷𝐷𝑜𝑓𝑓 (𝑡)
𝑑𝑡 2

+ 𝐼𝐷𝐷𝑜𝑓𝑓 (𝑡) = 𝐼𝑂 cos(𝜔𝑡 + 𝜙)

(3.2.3)
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𝐿𝐹 𝐶1

𝑑2 𝑉𝑆𝑜𝑓𝑓 (𝑡)
𝑑𝑡 2

+ 𝑉𝑆𝑜𝑓𝑓 (𝑡) − 𝑉𝐷𝐷 − 𝜔𝐿𝐹 𝐼𝑂 cos(𝜔𝑡 + 𝜙) = 0

(3.2.4)

In this work, no solution was found using brute force techniques based on Equations (3.2.1),
(3.2.2), (3.2.3), and (3.2.4) with class-E conditions. Other researchers have had similar results using
brute force techniques [26], [27]. Ideally, no assumptions are made in the design for increased
accuracy and performance. Because the scope of this work is to examine load sensitivity, the
design will be established using assumptions and simulation validation.

3.3 ASSUMPTIONS USED TO SIMPLIFY DESIGN PROCEDURE
The Q1 duty cycle was chosen as 0.45 to optimize the performance of the circuit and limit
the maximum amplitude VS to device capabilities [30]. The load resistance was chosen as 100 Ω
for PF 1.0 load. The design requires the ripple of the input current to be less than five percent of
its RMS value. The selection of LF according to Equation (3.3.1) presented within [16] was causing
more than desirable current ripple. To simplify the design, choke inductor, LF, was selected as 1.5
mH, which is approximately two times the inductance suggested in [16].
𝐿𝐹 =

7𝑅
𝑓

(3.3.1)

In summary, the component values are as described in the table below, which were used in the
design procedure to be presented.

Table 1 Summary of design values defined and assumed
VDD

208 V

FSW
D
PO
LF

1 MHz
0.45
150 W
1.5 mH
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QL

6

R

100 Ω

3.4DESIGN PROCEDURE
The key assumptions used with this approach were the following [23], [29]:
1) LF is large enough to neglect its current ripple.
2) Internal resistance of LF is zero and the DC voltage drop across LF is zero.
3) QL of the resonant circuit is high enough so that the output current can be considered as
a pure sinusoidal wave.
4) Load resistance includes parasitic resistances of the resonant circuit such that the
resonant circuit is considered as a pure reactance.
5) Internal resistance of the switching device is neglected and equal to zero.
6) Turn-on and turn-off times of switching device are neglected and as a result Q1 turns on
and off instantly.
7) ZVS and ZDS conditions are satisfied.
8) C1 is constant and not influenced by other parameters.
Equations (3.4.1) through (3.4.11) were used to select component values shown in Table 2. While
the load resistance was predefined already in Table 1, Equation (3.4.2) was still used when
selecting dependent component values. Figure 8 shows the mathematical defined VS using
Equation (3.4.11) and component values shown in Table 2. These results validate ZVS and ZDS
conditions were satisfied according to mathematical analysis.
𝜙 = tan−1 [

cos(2𝜋𝐷) − 1
] + 𝑛𝜋
2𝜋(1 − 𝐷) + sin(2𝜋𝐷)

(3.4.1)

18

2
𝑉𝐷𝐷
sin2 (𝜋𝐷) sin2 (𝜋𝐷 + 𝜙)
𝑅=2
𝜋 2 (1 − 𝐷)2 𝑃𝑂

𝐶1 =

𝑃𝑂 (1 − 𝐷) cos(𝜋𝐷 + 𝜙) [𝜋(1 − 𝐷) cos(𝜋𝐷) + sin(𝜋𝐷)]
𝜔𝑉𝐷𝐷 2 sin(𝜋𝐷 + 𝜙) sin(𝜋𝐷)

𝐿=

𝐿𝑏 =

𝑄𝐿 𝑅
𝜔

(3.4.3)

(3.4.4)

𝑎1 = cos(2𝜋𝐷) − 𝜋(1 − 𝐷) sin(2𝜋𝐷)

(3.4.5)

𝑎2 = (1 − 𝐷)𝜋 cos(𝜋𝐷) + sin(𝜋𝐷)

(3.4.6)

𝑅 2(1 − 𝐷)2 𝜋 2 − 1 + 2 cos 𝜙 cos(2𝜋𝐷 + 𝜙) − cos(2𝜋𝐷 + 2𝜙) 𝑎1
𝜔
4 sin(𝜋𝐷) cos(𝜋𝐷 + 𝜙) sin(𝜋𝐷 + 𝜙) 𝑎2

(3.4.7)

1
𝜔 2 (𝐿 − 𝐿𝑏 )

(3.4.8)

𝑉𝐷𝐷 tan(𝜋𝐷 + 𝜙) sin(𝜋𝐷)
(1 − 𝐷)[𝜋(1 − 𝐷) cos(𝜋𝐷) + sin(𝜋𝐷)]

(3.4.9)

2𝜋(1 − 𝐷)[cos(𝜔𝑡 + 𝜙) − cos(2𝜋𝐷 + 𝜙)]
cos(2𝜋𝐷 + 𝜙) − cos 𝜙

(3.4.10)

𝐶=

𝑏1 =

𝑏2 =

(3.4.2)

𝑉𝑠 = 𝑏1 (𝜔𝑡 − 2𝜋𝐷 + 𝑏2 )

(3.4.11)
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Table 2 Summary of components calculated using information provided in Table 1 and
Equations (3.4.2), (3.4.3), (3.4.4) and (3.4.8)
R

122.13 Ω

C1
L
C

284.94 pF
116.62 µH
282.31 pF

Figure 8 Validation using Equation (3.4.11) that components selected using mathematical
analysis satisfy ZVS and ZDS conditions
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3.5 SIMULATION
RESULTS
OF
DESIGN
KAZIMIERCZUK’S DESIGN EQUATIONS

BASED

ON

Several key mathematical assumptions were required to determine the component values
listed in Table 2. This section provides simulation analysis to validate and further improve the
design of these components using fewer assumptions. Assumptions are still required for this
process and include:
1) LF is large enough to neglect its current ripple.
2) Internal resistance of LF is zero and the DC voltage drop across LF is zero.
3) Internal resistance of Q1 is considered and a non-zero value.
4) Turn-on and turn-off times of switching device are neglected and thus Q1 turns on and
off instantly.
5) C1 is constant and not influenced by other parameters.
For this analysis the metal oxide semiconductor field-effect transistor (MOSFET) was
selected and modeled as the switching device because of its higher power capability at higher
switching frequencies than insulated bipolar transistors (IGBTs). The specific MOSFET,
described in Table 3, utilizes SiC technology, which offers higher efficiency and temperature
withstand than Si technology.

Table 3 Semiconductor devices selected as Q1 for analysis
Technology
SiC MOSFET

Manufacturer
CREE

Part Number
C2M0280120D

RDS(on)
280mΩ
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Figure 9 shows the VDS(t) plot for the design using parameters from Tables 1 and 2 and
the SiC MOSFET manufactured by CREE with part number C2M0280120D. The simulation
showed PO approximately equal to 162 W and under not ideal switching conditions.

Figure 9 Simulation of design using components values in Tables 1 and 2 and RDS(on)=280 mΩ
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3.6TUNING OF
EQUATIONS

DESIGN

BASED

ON

KAZIMIERCZUK’S

Components determined and listed in Table 2 were tuned to achieve optimum conditions
using simulation. While the target was to ultimately maintain R = 100 Ω and QL = 6, these
parameters were adjusted to achieve damping and output power as required for ZVS and ZDS.
Table 4 shows the component values selected from tuning based on simulation analysis. The
resultant ZVS and ZDS plots from this improved design are shown in Figure 10. The following
basic guidelines were followed until the optimum design goals were reasonably achieved:


When the Q1 voltage is below zero volts at the moment of Q1 turn-on, increase C1 or
increase R.



When the Q1 voltage is above zero volts at the moment of Q1 turn-on, decrease C1 or
decrease R.



When more PO is required increase QL or make fr,Con and fr,Coff closer to fSW.



When less PO is required decrease QL or make fr,Con and fr,Coff farther from fSW.

Table 4 Design values after tuning based on simulation analysis
R
C1
L
C

105.78 Ω
360 pF
96 µH
360 pF
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Figure 10 Using components designed listed in Table 4, PO = 154.56 W
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CHAPTER 4
STEADY STATE LOAD ANALYSIS USING SIMULATION
4.1 ASSUMPTIONS
Key assumptions used for the simulation analysis were the following:
1) LF is finite and input current ripple exists.
2) Internal resistance of Q1 is considered and a non-zero value.
3) No parasitic resistances exist throughout the circuit.
4) Turn-on and turn-off times of switching device are neglected and thus Q1 turns on and off
instantly.
5) C1 is constant and not influenced by other parameters.
6) Output power is calculated by using the instantaneous load voltage and load current
multiplied together and averaged over one cycle.

4.2 METHODOLOGY
Each simulation was performed using final design values shown in Table 5. The RDS(on),
L1, and R component values varied for each simulation. Two different Si and SiC MOSFET
switching device models shown in Table 6 were used to determine the effect of RDS(on) on the load
and ZVS and ZDS performance. The load impedance required for ZVS and ZDS operation for
each load and device combination were determined by modifying the load parameters, L1 and R,
within the simulation until the optimum performance was found. The PO, VO, IO, and efficiency
values for each load and device combination were calculated. The load consisted of impedance
values in the range of 20 Ω to 200 Ω, in increments of 10 Ω. Load parameters, R and L1, required
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to achieve each impedance value in range of 20 Ω and 200 Ω were determined by using Equations
(2.3.2) and (2.3.4).

Table 5 Component values used in each simulation
VDD

208 V

fSW

1 MHz

D

0.45

LF

1.5 mH

C1

360 pF

L

96 µH

C

360 pF

Table 6 Semiconductor devices selected as Q1 for analysis
Technology
Si MOSFET
SiC
MOSFET

Manufacturer
Microsemi Inc.

Part Number
APT7M120B

RDS(on)
1.5 Ω

CREE Inc.

C2M0280120D

280 mΩ
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4.3 RESULTS
Table 7 lists the load impedances required for ZVS and ZDS for 1.0 and 0.8 power factor
loads for both of the Si and SiC MOSFETs. The ZVS and ZDS performance of the SiC MOSFET
for 1.0 and 0.8 power factor loads is shown in Figure 11. Figures 12 and 13 demonstrate the
output active power, conversion efficiency, load voltage and load current for 1.0 and 0.8 power
factor loads, respectively.

Table 7 ZOPT for various switch types and load power factors determined by simulation
Switch
Type
Si

Power
Factor
1.0

ZOPT
(Ω)
105.3

SiC

1.0

105.9

Si

0.8

119.1

SiC

0.8

119.5

Figure 11 ZVS and ZDS plots for 1.0 and 0.8 power factors loads respective to top and bottom
charts
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Figure 12 Simulation results for 1.0 power factor load

Figure 13 Simulation results for 0.8 power factor load
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4.4 ANALYSIS
Figure 11 shows the resonant frequency increases for a 0.8 power factor load compared
to a 1.0 power factor load as expected based on Equations (2.2.2) and (2.2.4) for fr,Con and fr,Coff.
ZVS and ZDS conditions for the 0.8 power factor load was achieved by increasing the
impedance to increase dampening of the load waveforms (Table 7).
Figures 12 and 13 show both the 1.0 and 0.8 power factor loads have the highest
efficiency at and near ZOPT. However, maximum output capability shown in these figures are not
exactly at ZOPT. For 1.0 and 0.8 power factor loads the maximum output power is at
approximately 100 Ω impedance. Simulations with load impedances equal to or less than 20 Ω
did not achieve steady state performance due to too little dampening and were excluded from the
analysis.
Figure 12 shows characteristics of its associated circuits being more underdamped than
those shown in Figure 13. This is as expected because the added inductance, L1, for the power
factor 0.8 loads increase the resonant frequency to be further from fSW causing less resonance.
The result is almost twice the peak power for the power factor 1.0 load compared to the power
factor 0.8 load, but with a higher rate of change of power output capability during variation from
ZOPT.
Figure 12 shows the largest difference in conversion efficiency between the Si and SiC
models is about 1.14 percent at 100 Ω while Figure 13 shows the largest difference in conversion
efficiency between Si and SiC models is about 0.93 percent at 100 Ω. These results show the
influence of RDS(on) on conversion efficiency is limited and may reasonably be assumed
negligible for all considerations except circuit efficiency in order to simplify mathematical
analysis.
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In the range of 80 Ω to 140 Ω the power factor 1.0 load remains within five percent of the
rated output power and with efficiency greater than 97.1 percent. Above 140 Ω the efficiency
and output power decrease at a high rate. Below 80 Ω the output power decreases at a high rate
while the efficiency remains above 96.7 percent. In summary, in specific load impedance
regions offer reasonable output power and efficiency performance.
In the range of 72 Ω to 150 Ω the power factor 0.8 load remains within five percent of
one-half the rated output power and with efficiency greater than 95 percent. Below 72 Ω the
output power decreases at a moderate rate while efficiency remains at or above 95 percent.
Above 150 Ω the power output decreases at a slow rate while efficiency decreases at a high rate.
In summary, for this design the 0.8 power factor load operates reasonably well in the load region
72 Ω to 150 Ω at one-half the designed output power.
Both of the 1.0 and 0.8 power factor loads lack voltage regulation. Consequently, as the
load impedance increases the current decreases while the voltage increases (Figures 12 and 13).
For WPT applications commonly the received signal is converted to DC and a DC to DC voltage
regulator is utilized for end of use voltage control. Further evaluation of voltage regulation at
load side is out of the scope of this work.
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CHAPTER 5
STEADY STATE LOAD ANALYSIS USING MATHEMATICS
5.1 ASSUMPTIONS
Key assumptions used for the mathematical analysis were the following [23]:
1) LF is large enough to neglect its current ripple.
2) Internal resistance of LF is zero and the DC voltage drop across LF is zero.
3) QL of the LC resonant tank is high enough so that the output current can be considered
as a pure sinusoidal waveform.
4) Load resistance includes parasitic resistances of the resonant circuit such that the
resonant circuit can be considered as a pure reactance.
5) Internal resistance of the switching device is neglected and equal to zero.
6) Q1 is an ideal switching device.
7) C1 is constant and not influenced by other parameters.

5.2 EQUATIONS
Equations from [23] were used for the steady-state load analysis using mathematics.

𝑉𝑆 (𝑡) =

𝑖O (t) = 𝐼𝑂 sin(𝜔𝑡 + ∅)

(5.2.1)

𝑖𝑆 (t) = 𝐼𝐷𝐷 − 𝐼𝑂 sin(𝜔𝑡 + ∅)

(5.2.2)

1
[𝐼 𝜔𝑡 + 𝐼𝑂 𝑐𝑜𝑠(𝜔𝑡 + 𝜑) − 𝐼𝑂 𝑐𝑜𝑠 𝜑]
𝜔𝐶1 𝐷𝐷

(5.2.3)
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1
3
∅ = − tan−1 [( cos 4𝜋𝐷1 − cos 2𝜋𝐷1 + 𝜋𝜔𝐶1 𝑅 + ) (2𝜋𝐷 sin 2𝜋𝐷1
4
4
+ cos 2𝜋𝐷1 − 1)
1
+ (sin 2𝜋𝐷1 − sin 4𝜋𝐷1 + 𝜋𝜔𝐶1 𝑋 − 𝜋𝐷1 ) (2𝜋𝐷 cos 2𝜋𝐷1
4
− sin 2𝜋𝐷1 )]
1
/ [(− sin 4𝜋𝐷1 − 𝜋𝜔𝐶1 𝑋 + 𝜋𝐷1 ) (2𝜋𝐷 sin 2𝜋𝐷1
4
+ cos 2𝜋𝐷1 − 1)
1 1
+ (𝜋𝜔𝐶1 𝑅 + − cos 4𝜋𝐷1 ) (2𝜋𝐷1 cos 2𝜋𝐷1 − sin 2𝜋𝐷1 )]
4 4
(5.2.4)

𝐼𝐷𝐷 = 2𝜋𝜔𝐶1 𝑉𝐷𝐷 /{2𝜋 2 𝐷1 2
+ [(sin 2𝜋𝐷1 − 2𝜋𝐷1 ) cos ∅
+ (cos 2𝜋𝐷1 − 1) sin ∅] [(−2𝜋𝐷1 cos 2𝜋𝐷1
+ sin 2𝜋𝐷1 ) cos ∅ + (2𝜋𝐷 sin 2𝜋𝐷1 + cos 2𝜋𝐷1 − 1) sin ∅]
1
1
/ [( cos 4𝜋𝐷1 − cos 2𝜋𝐷1 + ) cos ∅2
2
2
1
+ (− sin 4𝜋𝐷1 + sin 2𝜋𝐷1 ) sin ∅ cos ∅
2
1
1
+ (𝜋𝜔𝐶1 𝑅 − cos 4𝜋𝐷1 + )]}
4
4

(5.2.5)
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𝐼𝑚 = 𝐼𝐷𝐷 [(−2𝜋𝐷1 cos 2𝜋𝐷1 + sin 2𝜋𝐷1 ) cos ∅
+ (2𝜋𝐷 sin 2𝜋𝐷1 + cos 2𝜋𝐷1 − 1) sin ∅]
1
1
/ [( cos 4𝜋𝐷1 − cos 2𝜋𝐷1 + ) cos ∅2
2
2
1
+ (− sin 4𝜋𝐷1 + sin 2𝜋𝐷1 ) sin ∅ cos ∅
2
1
1
+ (𝜋𝜔𝐶1 𝑅 − cos 4𝜋𝐷1 + )]
4
4

(5.2.6)

𝐼𝑂2 𝑅
𝑃𝑂 =
2

(5.2.7)

5.3 METHODOLOGY
Each mathematical calculation for PO, IO, and VS was performed using component values
shown in Table 5 to allow comparison of the mathematical results to the simulation analysis.
Similar to the simulation analysis, the L1 and R component values were calculated according to
Equations (2.7.2) and (2.7.4) for these simulations. Between impedance values 20 Ω and 200 Ω
and in increments of 10 Ω the mathematical calculation was used to record the PO, VO, IO, and
efficiency values for each 1.0 and 0.8 power factor load. Equation (5.2.3) was used to plot VS for
one cycle in aim to find the ZOPT for 1.0 and 0.8 power factor loads using mathematical analysis.
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Table 8 Component values used in each mathematical simulation
VDD

208 V

fSW

1 MHz

D

0.45

C1

360 pF

L

96 µH

C

360 pF

5.4 RESULTS
ZVS and ZDS performance using mathematical analysis was unable to be confirmed by
using Equation (5.2.3) for any of the impedance values in the range of 20 Ω to 200 Ω and for
both 1.0 and 0.8 power factor loads. Figures 14 and 15 compare the output active power and
load current for 1.0 power factor and 0.8 power factor loads, respectively, to the simulation
results.
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Figure 14 Comparison of math results to simulation results for 1.0 power factor load

Figure 15 Comparison of math results to simulation results for 0.8 power factor load
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5.5ANALYSIS
Analysis from Section 4.4 show the effect of RDS(on) less than or equal to 1.5 Ω is
insignificant on the ECE of the class-E resonant inverter. LF is designed to maintain ripple current
below five percent. These concepts justify simplification of the mathematical analysis significantly
by neglecting RDS(on) and assuming no input current ripple.
Figures 14 and 15 show close agreement between the simulated and calculated values of
IO. The difference between the simulated and calculated output power is partly because the
mathematical analysis neglected the effects of the anti-parallel diode to Q1 [23]. This difference
is also caused by neglecting the phase difference between IO and VO when calculating the output
power in the mathematical analysis. Conversely, the simulation analysis did not neglect the phase
difference when computing the power output. Therefore, more load reactance results in increased
error in output power calculations between the simulation and mathematical analysis. This explains
why more error exists in the results of 0.8 power factor load than the 1.0 power factor load. Also,
it explains why the calculated output power is approximately 20 W more than the simulated output
power for the 0.8 power factor load for impedances 20 Ω to 200 Ω.
Another key reason for the disparity between simulated and calculated output power is the
presence of two different resonant frequencies, fr,Con and fr,Coff, existing during the on and off states
of Q1. As a result, iO is not a pure sinusoidal waveform in practice. The RMS value made in both
the simulation and the mathematical analysis are an approximation. The power output in
simulation analysis considers the impurity of the output current while the mathematical analysis
does not. During the off-state, iO should be in resonance at the frequency of fr,Coff, but instead, at
fSW due to assumption. Because fr,Coff is greater than fSW, more impedance is needed to dampen
VDS in order to achieve ZVS and ZDS.
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Ideally, the resonant frequencies, fr,Con and fr,Coff, should be close to each other to achieve
closely-pure sinusoidal waveform at load. This would improve power quality, reduce noise and
increase conversion efficiency.
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CHAPTER 6
LOAD ANALYSIS USING EXPERIMENTATION
6.1 METHODOLOGY
Each experiment utilized the same key components on the test bed including control
driver, voltage supply, MOSFET, choke inductor, and Schottky diode. A Schottky diode was
used in parallel to the MOSFET to allow fast recovery of reverse currents to bypass the
MOSFET. Experiments differed from each other by using unique passive components (Table 9).
Tuning of the switching frequency and C, R, L, and C1 component values was performed until
ZVS and ZDS conditions for Q1 were met and recorded as Experiments #1 and #2. Experiments
#3 through #10 were performed to analyze varying resistive and inductive load assignments from
ideal ZVS and ZDS conditions. Each experiment is numbered on Table 9 and corresponds to a
figure showing the experiment’s associated VDS(t) and VO(t) waveforms.
Figure 16 shows a picture of the test bed established to perform experimental testing. It
shows the manufactured printed circuit board with associated circuit components mounted to it,
signal generator for pulse width modulation, DC power supply for control, DC power supply for
power, and an oscilloscope. A custom inductor and resistor bank on bread board is shown to
allow easy modification of the load. Appendix A elaborates on the hardware setup used for these
experiments.
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Figure 16 Test-bed of a 150 W class-E resonant inverter prototype

6.2 ASSUMPTIONS
Due to the lack of available voltage probes rated for 1200V, it was assumed that a reduction
in supply voltage would not affect the load impedance at which ZVS and ZDS performance was
achieved. Simulation was used to validate this assumption. Also, due to limited available
hardware in the lab the output power was assumed to be according to Equation (6.2.1).
𝑃𝑂 =

𝑉𝑂 2
2R

(6.2.1)
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6.3 RESULTS
Table 9 Component parameters used for each experiment
Experiment
#

LF
(mH)

C
(nF)

R
(Ω)

L
(µH)

C1
(pF)

Duty
Cycle

fSW
(kHz)

VDD
(V)

1

1.5

17.7

50

50

0

0.45

850

40.2

2

1.5

12.1

50

66

0

0.45

850

40.2

3

1.5

23.12

100

50

0

0.45

850

40.2

4

1.5

23.12

150

50

0

0.45

850

40.2

5

1.5

23.12

200

50

0

0.45

850

40.2

6

1.5

23.12

50

50

0

0.45

850

40.2

7

1.5

23.12

400

50

0

0.45

850

40.2

8

1.5

23.12

100

14.74

0

0.45

850

40.2

9

1.5

23.12

300

42.2

0

0.45

850

40.2

10

1.5

23.12

300

42.2

0

0.45

850

40.2

Figure 17 VDS(t) and VO(t) Waveforms from Experiment #1
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Figure 18 VDS(t) and VO(t) Waveforms from Experiment #2

Figure 19 VDS(t) and VO(t) waveforms from Experiment #3
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Figure 20 VDS(t) and VO(t) waveforms from Experiment #4

Figure 21 VDS(t) and VO(t) waveforms from Experiment #5
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Figure 22 VDS(t) and VO(t) waveforms from Experiment #6

Figure 23 VDS(t) and VO(t) waveforms from Experiment #7
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Figure 24 VDS(t) and VO(t) waveforms from Experiment #8

Figure 25 VDS(t) and VO(t) waveforms from Experiment #9
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Figure 26 VDS(t) and VO(t) waveforms from Experiment #10

Figure 27 Conversion efficiency of class-E prototype with load resistances 100 Ω, 150 Ω, 200 Ω,
and 400 Ω for Experiments #3, #4, #5, and #7, respectively

6.4 ANALYSIS
Achieving ZVS and ZDS operation of Q1 during experimentation required modifying
switching frequency, load impedance, resonant tank parameters, and shunt capacitance from
design values. ZVS and ZDS performance of Q1 was achieved in Experiments #1 and #2 as shown
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in Figures 17 and 18, respectively. The optimum design point, ZOPT, where ZVS and ZDS occurred
for the experimental test differed from the simulated and calculated results because of the parasitic
effects in the circuit dampened the resonance and the nonlinear shunt capacitance formed from the
MOSFET and Schottky diode. In order to achieve ZVS and ZDS the switching frequency had to
be reduced from 1 MHz to 850 kHz. The resonant frequency, fr,Coff, generated by the resonant tank
reduced the design from 1.2107 MHz to a calculated value of 161.8 kHz. By reducing fSW and
fr,Coff less parasitic influence on the resonant waveforms allowed ZVS and ZDS operation to be
achieved. While the calculated resonant frequency is 161.8 kHz, fSW is equal to 850 kHz and it is
therefore unlikely that the calculated resonant frequency is accurate on the test bed and in reality
much higher than 161.8 kHz.
Experiments #3 through #10 focused on observation of load waveforms varying from this
optimum performance. Also, the ECE of load impedances 100 Ω, 150 Ω, 200 Ω, and 400 Ω were
analyzed using Equation (6.2.1) to calculate PO and information from the DC power supply to
calculate input power. VO plots shown in all experiments (see Figures 17 through 26) clearly show
two different resonant frequencies formed for on and off cycles of Q1. As expected, loads with
more impedance increased circuit dampening and resulted in a loss of conversion efficiency as
described in Figure 27 for experiments utilizing load impedances of 100 Ω, 150 Ω, 200 Ω, and
400 Ω in Figures 19, 20, 21, and 23, respectively. Because of parasitic influence and assumptions
used for output power calculation which neglected phase difference between VO and IO, the output
power results are significantly different from the simulation and mathematical results. However,
these experiments show important considerations that should be used in future research and
experimentation.
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CHAPTER 7
CONCLUSIONS AND FUTURE WORK
The simulation and mathematical results show that the presented class-E resonant inverter
design offers high ECE and reasonable performance during load variation within a certain load
region. Better load variation performance requires a lower QL and lower overall efficiency and
output power capability. Load impedance for ZVS and ZDS conditions is unique and any load
variation causes these conditions to be lost. Switch device internal resistance when less than 1.5 Ω
has only substantial effect on the ECE and not load current or voltage. This concept establishes the
reasonable assumption for the mathematical analysis to neglect the internal resistance of the
switching device. Similar output power performance between the simulation and mathematical
models were achieved. Discrepancies between these models were caused by the additional
assumptions used in the mathematical model. These notable assumptions include neglecting the
effects of the antiparallel diode intrinsic to Q1, neglecting phase difference between IO and VO when
calculating PO, and assuming the load current consists of only the frequency of fSW and not the two
resonant frequencies frCon and frCoff. Experimental results showed minor comparison between the
simulation and mathematical models.

This was mainly due simulation and mathematical

assumptions that did not consider parasitic effects and nonlinear shunt capacitance intrinsic to the
utilized MOSFET and Schottky diode. Experimental results clearly show the two different resonant
frequencies fr,Con and fr,Coff causing impurity and a DC offset of the load voltage waveform.
Future simulation and mathematical models should have the nonlinear shunt capacitance of
the switching component and other parasitic impedances analyzed. In addition, the behavior of the
resonant tank should be monitored and studied. These models would be very complex and involve
high order differential equations.

However, by having these advanced models made an
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experimental test bed can be established which more closely resembles the simulation and
mathematical models. Mathematical assumptions should not neglect a load current comprised of
fr,Con and fr,Coff. Experimental test beds should aim to select switching devices with a minimum
amount of intrinsic capacitance to avoid nonlinear shunt capacitance.
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APPENDIXES
A. EXPERIMENT HARDWARE SETUP
The bill of material for purchasing parts used on the PCB are shown in Table 10. Various
capacitors and an adjustable inductor were purchased to allow different experiments outlined in
Table 9.
Table 10 Bill of material for test bed
Component
Capacitor

Quantity
2

MFG Part Number
DEHR33F181KC3B

Capacitor

5

DEA1X3F101JA3B

Capacitor

2

DEA1X3F470JC3B

Capacitor

1

DEA1X3F390JC3B

Capacitor

2

DEA1X3F330JC3B

Capacitor

1

DEA1X3F270JC3B

Capacitor

1

DEA1X3F180JCDB

Capacitor

3

DEA1X3F150JCDB

Capacitor

1

DEA1X3F220JCDB

Capacitor

3

DEA1X3F100JCDB

E Type Magnetic Core
MOSFET
Choke Inductor
Driver
DB9 Connector

1
2
1
1
1

0F43007EC
C2M0280120D
AIRD-03-152K
FAN3111ESX
A-DF-09-A/KG-T2S

Two Position Terminal
Block
Load Resistance
Load Resistance
Load Resistance

2

1776275-2

2
2
2

PF2472-200RF1
PF2472-100RF1
PF2472-50RF1

Manufacturer
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Murata Electronics North
America
Magnetics Inc.
CREE
Abracon LLC
Fairchild Semiconductor
Assmann
WSW
Components
TE Connectivity AMP
Connectors
Riedon
Riedon
Riedon
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LED Diode
LED Resistor
Fuse
Schottky Diode

1
1
1
1

5501304F
CMF55102K00FHEB
BK/PCE-5-R
GP2D005A120A

Hex Stand Off
Nut for Hex Stand Off

1
1

25505
4688

Dialight
Vishay Dale
Eaton
Global
Power
Technologies Group
Keystone Electronics
Keystone Electronics

CadSoft Eagle Professional 7.6.0 software was used to design the PCB using the
components from Table 10. The Eagle CAD schematic file (Figure 28) was used to generate the
board file (Figure 29). The CAM Processor feature of the Eagle software was used to generate
files from the board file that could be transferred to gerber files using the GerberLogix software.
These gerber files were sent to and used by a local manufacturer to create the PCB.
The inductor, L, was custom constructed by turning magnetic core wire around a type E
magnetic core using manufacturer of the magnetic cores guidelines for design. A LCR meter was
used to validate passive inductor and capacitor elements met manufacturer listings. A multimeter
was used to validate resistor values met manufacturer listings. A waveform test circuit was
constructed to validate the performance of the MOSFET.
Signals identified in the schematic (Figure 28) are identified in Table 11. A high power
AC to DC power supply was used to provide the supply voltage. A traditional lab DC power
supply was used to supply the input and reference voltages for the driver circuit. For all
experiments listed in Table 9 an input voltage of +12 V and a reference voltage of +3 V was used
for the gate driver. A function generator was used to provide the square wave pulse width
modulation (PWM) signal to the gate driver. For all experiments listed in Table 9 the amplitude
of the PWM signal was +/- 3 V. The PCB (Figure 29) consists of two layers including the top
layer for control and power and the bottom layer for grounding. At higher frequencies parasitic
impedance noise becomes more problematic for design. Components were spaced as closely as
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possible on the PCB to reduce the effects of parasitic noise. The top layer area was maximized
while allowing power connections to reduce the electromagnetic interference related to high
frequency switching operation.

Figure 28 Eagle CAD PCB schematic
Table 11 Signal list for schematic in Figure 28
Signal
U$10G$1
U$10G$2
U$17G$1
U$17G$2
P$1
P$6

Function
+ Supply Voltage
- Supply Voltage
+ VREF
- VREF
+ PWM
- PWM
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Figure 29 Eagle CAD two layer PCB board file
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